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ABSTRACT
Local storage is required in many sensor network applica-
tions, both for archival of detailed event information, as
well as to overcome sensor platform memory constraints.
While extensive measurement studies have been performed
to highlight the trade-off between computation and commu-
nication in sensor networks, the role of storage has received
little attention. The storage subsystems on currently avail-
able sensor platforms have not exploited technology trends,
and consequently the energy cost of storage on these plat-
forms is as high as that of communication. Current flash
memories, however, offer a low-priced, high-capacity and ex-
tremely energy-efficient storage solution.
In this paper, we perform a comprehensive evaluation of
the active and sleep-mode energy consumption of available
flash-based storage options for sensor platforms. Our results
demonstrate more than a 100-fold decrease in per-byte en-
ergy consumption for surface-mount parallel NAND flash in
comparison with the MicaZ on-board serial flash. In addi-
tion, this dramatically reduces storage energy costs relative
to communication, introducing a new dimension in tradi-
tional computation vs communication trade-offs. Our re-
sults have significant ramifications on the design of sensor
platforms as well as on the energy consumption of sensing
applications. We quantify the potential energy gains for
two commonly used sensor network services: communica-
tion and in-network data aggregation. Our measurements
show significant improvements in each service: 50-fold and
up to 10-fold reductions in energy for communication and
data aggregation respectively.
Categories and Subject Descriptors
B.7.1 [Integrated Circuits]: Hardware Types and De-
sign Styles Memory Technologies; B.8.2 [Hardware]: Per-
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1. INTRODUCTION
Wireless sensor networks has been an area of significant
research in recent years. Sensor deployments are often un-
tethered, and their energy resources need to be optimized to
ensure long lifetime. A significant fraction of sensor network
research has addressed the problem of energy-efficiency, pri-
marily by exploiting the fact that computation is many or-
ders of magnitude less expensive than radio communication.
This computation vs communication trade-off has had a
tremendous influence both on algorithm design as well as
on sensor network platform design. For instance, each new
generation of sensor platform (e.g. the Berkeley mote) has
involved a transition to a more energy-efficient and capable
processor and radio.
While the evolution of sensor platforms has tracked tech-
nology trends in computation and communication compo-
nents, the storage subsystem across these platforms has un-
dergone little change. All generations of the Mica motes
provide limited storage of a less than a megabyte, at an
energy cost equivalent to or greater than that of commu-
nication. The high energy cost of storage has raised ques-
tions about the rationale for using in-network storage-based
data management techniques for sensor networks. If storage
indeed consumes as much energy as communication, most
sensor networks should be designed to be centralized data-
collection systems, and in-network storage techniques will
have limited applicability. Conversely, if storage uses signif-
icantly less energy than communication, greater emphasis
should be placed on exploiting storage to minimize commu-
nication and hence conserve energy.
To understand these trade-offs, we ask: What is the most
energy-efficient storage platform for sensor networks, and
what are its implications on sensor network design? We
address this question in two parts. First, we perform an ex-
haustive empirical characterization of the active and sleep-
mode energy consumption of flash-based storage options to
determine the most energy-efficient storage device for sensor
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Figure 1: Flash Technologies
networks. Our results show that parallel NAND flash tech-
nology offers a 100-times more energy-efficient storage op-
tion compared to other flash memories and the radio on the
MicaZ [5]. This challenges conventional wisdom that con-
siders the energy cost of storage to be equivalent or greater
than that of communication.
The second part of our research evaluates the impact of
high-capacity, ultra-low power storage on sensor network de-
sign. We measure the impact of flash memory trends on two
services: communication and in-network data aggregation.
Our measurements show a 50-fold reduction in energy con-
sumption for communication and up-to 10-fold additional
reduction for data aggregation.
2. BACKGROUND
Semiconductor-based flash memory is now widely used in
applications ranging from BIOS code on motherboards to
image storage in digital cameras. With recent improvements
in capacity and power, flash memory is now a viable storage
technology for low-power, energy-constrained wireless sensor
network devices. While there are other compact or low-
power storage technologies such as micro-drives, flash is the
only one which meets sensor network storage requirements
of low energy consumption, ultra-low idle current, and high
capacity.
Flash memory falls into several categories, illustrated in
Figure 1. The most fundamental difference is in the under-
lying memory cell technology; flash is classified as NOR or
NAND flash according to the type of the circuit that holds
a single bit. NOR flash is less dense than NAND, and uses
more energy for erase and programming, but provides ran-
dom read access times of less than 100ns. NAND flash allows
sequential read only and has significantly higher starting la-
tency, but has the ability to stream subsequently read bytes
at high speed. NAND flash cells are also less reliable than
NOR cells, requiring the use of error correcting codes (ECC)
for reliability.
Flash devices may be word or page-oriented internally. A
word-oriented device behaves like static RAM - it receives
an address on an address bus, and outputs a data word on
the data bus. A page-oriented device operates like a disk
drive - commands are sent identifying a block of data, and
a response is returned. Similar to disks, write operations
(and often reads) operate on an entire page. NOR flash
is available in either organization, while NAND flash, being
inherently sequential, is only available in page-oriented form.
Type Manufa-
cturer
Capacity Interface Page
size
Erase
block
(pages)
Serial NOR Atmel 512 KB SPI 256B 1
Serial NOR ST 512 KB SPI 256B 256
MMC Hitachi 32 MB SPI 512B 16
NAND flash Toshiba 16 MB 8-bit bus 512B 32
NAND flash Micron 512 MB 8-bit bus 2048B 64
Table 1: Characteristics of tested devices
Flash memory is available as surface-mount components
for circuit assembly, or as standardized removable devices
such as MultiMedia Cards (MMC) [19] or SecureDigital (SD)
[27] cards. Interfaces to flash devices are either parallel,
transfering an entire byte or word at a time, or serial, trans-
fering bits one by one. NOR flash chips are available with ei-
ther interface, while current NAND chips are only available
with parallel interfaces; serial-interface removable devices
such as MMCs must translate the parallel NAND interface
to serial.
A common characteristic of all flash technologies is that
writes are “one-way” - i.e. after writing a memory location,
it must be reset or erased before it may be written again.
This operation is relatively slow and expensive, and must
be performed on one or more fixed-sized regions known as
erase blocks. In some devices the erase block size is the
same as the write block size (e.g. one page), but frequently
erase blocks span multiple pages, complicating flash memory
management.
Removable flash devices expose a standardized set of disk-
like operations that are implemented by an internal micro-
controller, which in turn translates them into operations on
the NAND interface (see Figure 2). This controller per-
forms operations such as erasure, page remapping, ECC,
and wear leveling1, simplifying system design while increas-
ing power consumption due to the additional internal cir-
cuitry. The use of surface-mount NAND devices eliminates
this overhead, but requires flash memory management to be
performed either in software or using additional hardware.
3. EVALUATION OF FLASH DEVICES
3.1 Devices Tested
We examine the energy consumption of three different cur-
rently available flash memories that are appropriate for sen-
sor networks: serial NOR flash, removable NAND flash with
controller, as represented by the MultiMedia Card (MMC)
format, and byte-parallel surface-mount NAND flash. Al-
though byte-parallel NAND flash is available in removable
form as xD cards [1], we were unable to include them in
our study as the manufacturer has not made the technical
specifications publicly available.
Serial NOR: The Atmel AT45DB041B [3] 512kByte se-
rial NOR flash was chosen due to its extensive use as the
external data flash on the Mica series motes. We also test
the STM25P80 flash on the TelosB [28]. Figure 3 shows both
these devices. Both motes were modified to allow measure-
ment of current consumption by the serial flash devices.
1A single page of flash memory may only be erased and
written a certain number of times - typically 105 - before
degrading; to maximize lifetime, write operations must be
distributed over the entire device.
Organization Mica2 MMC adapter
NAND flash organization NAND flash adapter
Figure 2: Multimedia Card
(MMC). The adapter shares the
SPI bus with the Mica2.
Figure 3: Atmel
AT45B041 serial NOR
flash on Mica2 mote.
Figure 4: The NAND flash adapter
board for the Mica2 - it shares the ex-
pansion connector with other sensors.
Energy per byte (µJ)
Read Write Erase Bulk Erase
(Page count)
Total
Atmel NOR 0.26 4.3 2.36 n/a 6.92
Telos NOR 0.056 0.127 n/a 0.185 (256) 0.368
Hitachi MMC 0.06 0.575 0.47 0.0033 (16) 1.108
Toshiba 16MB
NAND
0.004 0.009 n/a 0.004 (32) 0.017
Micron 512MB
NAND
0.027 0.034 n/a 0.001 (64) 0.062
Table 2: Flash Energy Consumption - Read, Write,
and Erase
MMC: An MMC adapter was designed and fabricated for
the Mica series of motes (Figure 2) and TinyOS [15] drivers
written to access the MMC in Serial Peripheral Interface
(SPI) mode. We tested four different makes of MMC devices
and report the results of the best performing device, the
Hitachi HB28D032MM2 [13].
NAND Flash: We designed and built a parallel NAND
flash board (Figure 4) and TinyOS drivers for the Mica
mote2. We tested the following devices: Toshiba TC58DVM-
72A1 16MB device [30] and Micron MT29F4G08BAB 512MB
device [17].
The tested devices are enumerated in Table 1 along with
a summary of their characteristics.
3.2 Methodology
We measure both the active mode and sleep mode power
consumption of each flash device. The active mode measure-
ments consist of power consumption when performing read,
write or erase operations. The sleep mode measurements
indicate the current drawn by the device in its lowest power
consumption mode.
Measurement of all devices was performed on a Mica2
mote. The current was measured at the device using power
leads with a 10Ω sense resistor and a digital oscilloscope,
and traces of each operation were integrated to give total
energy consumption. The need for a high degree of accuracy
required the use of a precision multimeter to measure sleep
mode current. The mote was powered by an external power
supply with a supply voltage of 3.3V; energy consumption
“in the field” with a partially discharged battery may be
somewhat lower.
2Hardware design and device drivers are available on our
web site, [http://sensors.cs.umass.edu/projects/storage]
Note that under some circumstances, MMC write per-
formance may degrade as the device fills, due to internal
fragmentation [26]. In order to avoid this effect, the MMC
devices were fully erased before write testing.
3.3 Read, Write and Erase Energy Usage
Read and write energy costs of single pages were mea-
sured, and these are presented in Table 2. The results are
presented in units of energy per byte, to account for the
difference in page and erase block sizes of the devices.
The energy cost for read, write and erase operations on the
Telos NOR is seen to be 18x less than the Atmel NOR and
3x less than the Hitachi MMC. The Toshiba 16MB NAND
flash is 21x more efficient in comparison to the Telos NOR,
65x better than the Hitachi MMC and 407x better than the
Atmel NOR. The Micron 512MB NAND flash was found to
be 3.6x less efficient than the Toshiba 16MB NAND flash,
though offering 32 times the storage capacity. Many factors
affect the energy consumption of flash memories, but we
are unable to discuss these due to the space constraints of
this paper. We consider the Toshiba 16MB NAND flash for
further discussions.
The results of the erase operation may also be seen in Ta-
ble 2; the minimum erase block size was tested for the serial
NOR and the NAND devices - 1 and 32 pages respectively.
The MMC interface defines both a single page erase and a
block erase command; both were tested. We find that eras-
ing a single page is 140 times more expensive than a block
erase of several 16-page blocks.
Under continuous usage, one byte must be erased for ev-
ery byte written. Thus, in this case the total energy used to
write a single byte should also consider the erase operation
that precedes it. For the MMC, the per-byte energy cost
of erasure was negligible compared to writing - 0.0033µJ
vs. 0.575µJ. With the Toshiba 16MB NAND flash, erase
required 0.004µJ/byte, which added to a write energy cost
of 0.009µJ/byte gives a total of 0.013µJ while the Micron
512MB NAND flash consumes a total of only 0.035µJ/byte,
marginally higher than the write cost. In either case, ac-
counting for erase energy does not significantly increase the
total energy cost.
The energy consumed by each read and write operation
has two components - a constant overhead associated with
the operation and a variable component that is dependant
on the size of data being read or written. Figure 5 shows
how the energy consumption varies with varying data sizes
on the NAND flash, and this is representative of the energy
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Figure 5: Affect of size of data being read or written
on the energy consumption.
Sleep current µA Power-up µJ
Serial NOR 2 0
Hitachi MMC 84 1130
Toshiba 16MB NAND 5 0
Table 3: Sleep Mode current and Power-on energy
consumption
consumption on most NAND and NOR devices. We see that
the overhead of the read operation is fairly small, thus the
read storage sub-system can afford to have small or no data
buffering. In contrast, the write operation has a significant
overhead and having a page write buffer amortizes the fixed
cost over a larger number of data bytes, reducing the per
byte write cost.
3.4 Idle Current, Startup and Shutdown Power
Consumption
The idle power consumption of a device is important for
an energy-limited platform. If the sensor node only uses the
flash infrequently, the idle current may dominate both active
and sleep mode energy consumption and thus determine bat-
tery and system lifetime. Table 3 shows the measured idle
current for the three flash devices, and compares it with the
vendor specification. The NOR and NAND devices draw
very little current - 2µA and 5µA respectively. These val-
ues are comparable to the idle current of the mote CPU, at
between 5µA and 15µA [2], or the self-discharge current of
an alkaline AA cell, which is in the range of 10µA[8]. In
contrast, the idle current for the MMC is 17 times greater,
which could significantly impact maximum system lifetime.
Idle current drain may be eliminated by powering off the
device when idle; however, when powering up again, MMCs
incur significant energy costs for initialization of the internal
controller on power-up. Table 3 shows the startup energy
consumption for the Hitachi MMC; at 1130µJ, power-up
consumes about as much energy as writing 2000 bytes or
reading 20,000 bytes.
3.5 ECC and CPU Energy Consumption
In most applications a NAND flash must be used with an
error correcting code capable of correcting single bit errors.
Energy per byte (µJ)
Data
Trans-
fer
Read Write
Without
ECC
With
ECC
Without
ECC
With
ECC
Hitachi MMC 0.084 0.06 0.144 0.575 0.659
NAND flash 0.011 0.004 0.030 0.009 0.034
Table 4: Total Energy Consumption for Flash and
CPU
When used in a system without hardware support for ECC,
the function must be performed in software. To determine
its energy cost, we measured the performance of a 512 by 8
block parity implementation [25] on the Mica2 mote. The
measured energy values for the read and write operations are
adjusted to account for the additional ECC cost in Table 4.
The energy cost of ECC calculation on the Mote is quite
significant at 0.015µJ/byte and is almost 4 times the energy
consumption of the flash. A more efficient CPU like the
16-bit MSP-430 used on the Telos can compute the same
ECC twice as fast consuming half as much energy. Special-
purpose hardware may be able to reduce the overhead even
further, as ECC is a simple function to compute in hardware.
Table 4 also identifies the energy cost due to the CPU per-
forming data transfer in software. This is necessary on the
Mica, as the only high speed interface, SPI, is not exposed
on the expansion connector. Transferring data from mem-
ory to the NAND flash consumes 0.011µJ per byte, which
is almost 3 times that consumed by the device itself. Our
optimized software SPI driver for the MMC requires 4 cycles
for each bit transfered, expending 0.084µJ per byte.
Hardware support for data transfer might significantly re-
duce the overheads associated with ECC - access to a hard-
ware SPI port would double the serial transfer rate and a
DMA controller such as is found on the MSP-430 would al-
low the CPU to sleep during data transfer, reducing overall
energy consumption.
3.6 Summary and Discussion
Our measurements show that parallel NAND flash is the
most energy efficient storage device for sensor networks. Al-
though the MMC is also based on NAND technology, the
presence of an internal micro-controller increases idle cur-
rent as well as energy consumption for read, write and erase
operations. Additionally, the byte-wide interface of paral-
lel NAND proves to be significantly faster and more effi-
cient than bit-serial ones. However, the comparatively larger
number of I/O pins required for the parallel interface may
pose interfacing issues on low power embedded systems with
limited number of I/O pins. An ideal storage solution for
sensor networks should combine the performance of the par-
allel NAND flash with the lower pin count of serial interfaces.
In order to better exploit the lower energy cost of NAND
flash, further platform-level optimizations need to be per-
formed. We observe that the current energy cost of perform-
ing ECC in software and keeping the CPU active during data
transfer from flash to memory is greater than the device en-
ergy consumption. Thus, any further significant reduction
in the storage cost requires re-design of other platform com-
ponents with the storage subsystem in mind.
MSP-430
instruc-
tion
Toshiba
NAND
Read
Toshiba
NAND
Write
CC2420
Radio
Tx
CC2420
Radio
Rx
Energy
(µJ/byte)
.0008* 0.004 0.009 1.8 2.1
Ratio 1 5 11 2250 2600
*Calculated from measurements in [22].
Table 5: Per-byte energy usage: Communication,
Storage, and Computation
4. IMPLICATIONS ON SENSOR SYSTEMS
The low energy consumption of NAND flash memory mo-
tivates a more extensive investigation of the energy cost
of storage, in comparison to computation and communica-
tion in sensor network systems. We compare our measure-
ments of the Toshiba NAND flash with vendor-specified val-
ues for the Chipcon CC2420 radio [4] and the TI MSP-430
CPU [29], used on the Telos [22] motes. The energy num-
bers of the Toshiba 128MB NAND flash does not affect the
obtained results.
Table 5 shows the energy comparison for these devices.
We notice that the energy used in reading a byte from
NAND flash storage is only 5 times that used for a “unit”
of computation - i.e. touching a byte in RAM. Addition-
ally, writing a byte to flash is only 11 times as expensive
as computation. In contrast, radio transmission represents
a 200-fold increase in energy usage over writing to NAND
flash, and reception a 500-fold increase over reading.
In the spectrum of energy costs, we see a small gap be-
tween computation and storage, and a large separation be-
tween storage and communication. Current research in wire-
less sensor systems has focused on the trade-off between
computation and communication, ignoring the role of stor-
age. Our results significantly change conventional wisdom
about the relative energy costs of these operations, and en-
able algorithms to trade expensive communication for cheaper
storage.
The low energy consumption and falling price of flash
memory will soon make it possible to equip each wireless
sensor node with a few gigabytes of NAND flash memory.
This translates to cheap and virtually unlimited storage for
the sensor: in many cases every sensor reading, every packet
transmitted, and every packet received during the sensor
lifetime can be logged to storage. To put this in perspective,
consider a seismic monitoring applicaiton that is optimized
to last for two years running on the MicaZ. If this appli-
cation were to generate as much as 512 bytes of data per
second, and store every single byte to NAND flash storage,
the lifetime of each sensor would reduce by only 6 weeks,
having stored a total of 28GB of data.
This high-capacity, energy-efficient flash memory is valu-
able to applications not only for persistent long-term data
archival, but also to overcome RAM limitations on sensor
platforms. We briefly describe some applications that can
benefit from such storage.
In-network Query Processing: While much research
has addressed the topic of in-network storage and querying,
local storage has not been a viable alternative to communi-
cation on currently available sensor platforms. We speculate
that this one of the reasons why existing sensor network de-
ployments have relied primarily on centralized data collec-
tion techniques for query processing and have not exploited
in-network storage.
The availability of ultra-low power, high-capacity NAND
flash memory for local storage offers new advantages to in-
network storage and querying mechanisms, where the sen-
sors use the flash to locally archive sensed data. Instead of
centralized query processing, local data archives can be ef-
fectively exploited to retrieve data from sensors only when
a query requests the data, thereby conserving energy.
Use of History: A number of sensor applications main-
tain local models for adapting to changes in their environ-
ment. In many cases, these models are constructed using
time-series of past data collected from the environment. For
example, predictive storage mechanisms such as PRESTO [7]
use data history to build time-series models of temperature
data. Harvesting-aware power management schemes [23]
rely on the history of harvested energy to predict the energy
that can be harvested at a particular time in the future. The
presence of cheap storage allows utilization of more history
data to develop more accurate models resulting in greater
energy savings.
Network-level compression: In-network data aggre-
gation schemes such as Directed Diffusion [12] rely on hash
tables to perform duplicate packet suppression. These hash
tables are often too large for RAM and need to be con-
structed on flash storage. Flash-based data management
schemes such as MicroHash [31] could be used to store these
hash tables. NAND flash enables us to construct larger hash
tables at lower energy cost, thereby improving the perfor-
mance of such schemes.
Custody Transfer: Delay Tolerant Networks (DTNs)
[9] have been studied extensively in recent research litera-
ture. Routing in a DTN relies extensively on custody trans-
fer, wherein a large amount of “batched” data is transferred
one hop closer to its destination each time two nodes meet.
The lack of sufficient storage at sensor nodes makes the use
of DTN concepts infeasible for sensor networks. However, in
light of our results, NAND flash motivates similar custody-
transfer based routing techniques to enhance duty cycling,
leading to longer sensor lifetimes.
5. RE-THINKING SENSOR NET DESIGN
This section examines possible approaches to exploit ultra-
low power parallel NAND flash and quantifies the reduc-
tion in energy expenditure accompanying each of these ap-
proaches. We examine the energy reduction for services that
emphasize different dimensions in sensor network design –
communication, data processing and sensing, and highlight
the implications of flash storage on each of them. The first
of these is discussed in Section 5.2 and shows the impact
of flash storage on communication costs when duty cycling
is used. Section 5.3 measures the effect of storage on data
processing costs by analyzing in-network data aggregation.
We consider the impact on this set of services to be repre-
sentative of the tremendous impact that flash based cheap
storage can have on sensor systems.
5.1 Experiment Methodology
Sensor network services typically involve three operations
- computation, storage and communication. In a periodic
sensing application, each of these operations may be char-
acterized by two parameters: the frequency and the magni-
tude of the operation. The magnitude could be the number
Read from
memory/storage
Write to
memory/storage
TransmitComputeInput Data
Figure 6: Sensor network service model. Process-
ing proceeds from input to transmit, with specified
(possibly zero) amounts of work at each stage.
of processing cycles executed, the number of bytes stored or
retrieved, or the number of bytes transmitted or received. In
our model we assume the period and magnitude for each op-
eration to be constant during the application lifetime. These
parameters thus characterize the energy consumption of a
sensor network service.
We developed a sensor service emulator that models a
typical sensor service as depicted in Figure 6. The emula-
tor takes the magnitude and frequency parameters discussed
above as input and executes the actual operations on the Mi-
caZ sensor platform, thus expending equivalent energy. An
external power supply of 3.3V was connected to the battery
terminals, and total system current was measured with a
digital oscilloscope and 10Ω dropping resistor. As we con-
sider large data sizes in our study, the TinyOS packet size
was increased from 29 bytes to 128 bytes. We use the emu-
lator to model the services discussed in subsequent sections.
5.2 Impact on Communication Service
Our first experiment examines the reduction in energy
costs of communication that can be achieved with energy-
efficient local storage. Typical sensor nodes expend signifi-
cant energy on data transmission and reception, as the active
state power consumption of the radio is quite high: approx-
imately 20mA in either transmit or receive mode. Thus,
the radio is turned on only when required and kept in sleep
mode otherwise. The number of times the radio is power
cycled also needs to be minimized as there is a fixed energy
cost associated with radio startup and shutdown. The avail-
ability of efficient local storage allows the application design
to utilize simple batching mechanisms to amortizes radio
startup and shutdown energy costs over a larger number of
data bytes. Although such batching increase the latency of
data collection, in most sensing applications this will not be
a concern.
Sensor networks extensively use duty cycling - a sensor
node puts itself to sleep and only wakes up periodically to
listen, conserving energy. These protocols often incur sig-
nificantly higher per packet transmission energy costs, how-
ever, as the transmitter must do more work to ensure the
receiver wakes up and receives the packet. We consider the
BMAC3 [21] protocol, where decreases in the receiver duty
cycle in turn require corresponding increases in the length of
the packet preamble transmitted by the sender. This adds a
fixed overhead for a preamble to the per packet transmission
3The CC2420 does not support BMAC currently, but this is
expected in the near future. For our study, we assume the
size of the packet preamble to be the same as that of the
CC1000 and use the CC2420 energy numbers and transmis-
sion speed to calculate the energy cost of transmission.
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Figure 7: Energy expenditure: batching with and
without external NAND flash. Duty cycles of 1%
and 7.5% are shown.
energy cost, which is also inversely proportional to the duty
cycle of the sensor.
Figure 7 shows the effect of duty cycling on the energy
consumption of two applications - one with no extra storage,
which buffers up to one packet of data in RAM before trans-
mission, and one which performs simple batching using the
NAND flash and transmits data in batches. The effect of two
duty cycling rates, 1% and 7.5%, is illustrated here. We no-
tice that the application using NAND flash storage provides
significant energy gains for any batch size greater than 128
bytes. In the 1% duty cycling case, the flash-enabled appli-
cation consumes 3.8 times less energy/byte even for a small
batch size of 512 bytes or 4 packets. This decreases further
with increasing batch sizes, achieving a 58-fold improvement
for a batch size of 65536 bytes or 512 packets. With 7.5%
duty cycling the packet preamble is smaller, reducing the
per packet fixed energy cost.
We conclude that using local storage to perform batching
in duty-cycled applications reduces communication energy
costs (up to 58x) in comparison to a non-batching approach,
by amortizing the per-packet transmission overhead over a
larger number of data bytes.
5.3 Impact on Data Aggregation
The volume of data generated by a sensor network is of-
ten high, requiring some level of in-network data aggrega-
tion and compression to reduce the number of transmitted
bytes. High-capacity energy-efficient local storage allows
larger amounts of data to be accumulated and compressed at
once, providing more efficient compression leading to lower
transmission costs. Our goal is to study the impact of flash
storage, the computational complexity of the compression
scheme and its compression ratio on the energy consump-
tion of the application.
We model three classes of in-network data aggregation
schemes in our study. Certain applications require the cap-
tured sensor data in its entirety and use a lossless encod-
ing scheme like arithmetic or Huffman encoding [24]. Loss-
less encoding schemes are often computationally expensive
and yield compression ratios that increase slowly as the
amount of data compressed increases. Other applications
are more willing to tolerate loss of data granularity for higher
compression ratios, and use lossy encoding schemes. These
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Figure 8: Energy usage of compression schemes us-
ing NAND flash with: lossless compression, lossy
compression, feature extraction and no compression.
Computational complexity is assumed to be 60N in
each case, with 100% duty cycling.
schemes trade data accuracy for lower computational com-
plexity and/or higher compression ratios, which typically
increase with increasing data sizes. Some sensor applica-
tions perform feature extraction or event detection, where a
relatively low complexity algorithm is employed which scans
the data generated by the signal transformation phase, look-
ing for certain thresholds or characteristics. The output of
these algorithms is typically independent of the input data
size and a certain number of output bytes is generated per
detected feature vector.
We consider a data collection application where the col-
lected sensor data is stored on the flash. A batching task
executes periodically that aggregates the data using one of
the compression schemes described above and transmits the
result to the data sink. We do not instantiate specific in-
stances of compression algorithms in our study, but consider
computational requirements and compression ratio as suffi-
cient parameters to represent the different classes of com-
pression algorithms.
We examine the impact of different compression schemes
on the net energy expenditure. Our benchmark of a wavelet
compression scheme [10] optimized for sensor platforms (no
floating point operations) yields a computational complexity
of 60N , where N is the input data size. Since this experi-
ment aims to show the difference between various compres-
sion schemes, we consider 60N as the common computa-
tional complexity for all the schemes. Next, we assume that
the lossless compression scheme yields a constant compres-
sion ratio of 1:3, and the lossy scheme yields a compression
ratio that starts at 1:3 for 128 bytes and increases by a factor
of 1 each time the batch size doubles. The feature extrac-
tion scheme is assumed to yield a constant output of 128
bytes for all input data sizes. We also include the energy
costs obtained for simple batch processing in Section 5.2 for
reference.
Figure 8 shows the results obtained for the experiment.
We observe that the benefits of using any compression scheme
over simple batching become apparent for any batch size
greater than 128 bytes. For a batch size of 512 bytes, the
batching scheme without compression consumes twice the
energy of any of the compression-enabled applications. As
expected, the lossy compression scheme yields better en-
ergy per byte results than the lossless scheme, since the
compression ratio increases with batch size. The feature
extraction scheme transmits 128 bytes irrespective of the
input batch size and turns out to be more expensive for
smaller batch sizes, whereas the other compression schemes
compress to fewer than 128 bytes. The feature extraction
scheme becomes cheaper than the lossless scheme for batch
sizes greater than 300 bytes and becomes the most efficient
one for all batch sizes greater than 1000 bytes. The energy
gains of the compression scheme increase for large batch
sizes, and for a batch size of 65536 bytes we see a 10-fold
reduction in energy consumption for batching with compres-
sion in comparison to pure batching.
We conclude that significant energy gains can be obtained
by using NAND flash based local storage for performing in-
network data aggregation (up to 10x in our experimental
setup), in comparison to a pure batching approach.
6. RELATED WORK
To our knowledge, no published work to date compares
different alternatives for energy-efficient local flash storage
in sensor networks, or the changes in storage, computation
and communication trade-offs that emerge as energy costs
of storage decrease sharply. A few studies have quanti-
fied the energy consumption of individual flash memory de-
vices chosen as part of sensor platform designs. The RISE
project [18] at UC Riverside has developed a new sensor
platform with an interface to external SD/MMC card flash
storage. They present measurements [31] of energy con-
sumption for a single SD card, which are comparable to
those for one of the less-efficient MMC cards we tested. Our
NAND flash adapter uses 10 times less energy for read and
150 times less energy for write than this device.
From a systems perspective, several studies such as DI-
MENSIONS [10] and PRESTO [7] make use of local stor-
age, but work on these projects has focused on the applica-
tions and systems themselves. A number of filesystems have
been proposed and implemented for sensor nodes, including
Matchbox [11] and ELF [6], but these focus on organizing
flash into a filesystem for data storage and retrieval, rather
than the actual energy cost of the flash storage itself.
Several studies have quantified the energy consumption of
currently available flash storage on motes - accurate energy
figures for the Mica flash are presented as part of the energy
budget planning for the Great Duck Island deployment [16],
and power consumption data is available for the flash stor-
age on the Telos mote [22]. Other studies have compared
energy use and performance of flash storage technologies in
the context of hand-held battery-powered devices [20, 14].
The results of these studies are not directly applicable to
sensor platforms as typical hand-held device focus more on
the performance than on ultra-low power consumption, since
the latter is a secondary concern given the use of recharge-
able batteries in personal devices.
7. CONCLUSION
This paper identifies parallel NAND flash as the most en-
ergy efficient storage device for sensor networks. Our mea-
surement study shows it to be 100-fold more energy effi-
cient than the serial NOR flash present on the Mica plat-
form. The significant energy reduction offered by parallel
NAND flash motivates a re-examination of the computation-
communication trade-off, to include a careful analysis of the
storage dimension as well. We observe energy costs for stor-
age to be two orders of magnitude less than for commu-
nication, significantly changing conventional wisdom that
considered storage costs to be comparable to those of com-
munication.
This has significant implications for sensor network de-
sign and we evaluate the impact on three commonly used
sensor network services – communication, in-network data
aggregation, and localization and quantify the energy reduc-
tion achieved. Our measurements show at least an order of
magnitude reduction in energy costs for the communication
and data aggregation services and improved localization ac-
curacy at low additional energy cost. Our results make a
compelling case for the use of parallel NAND flash based
storage subsystems for sensor network platforms.
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